

XN01111 (XN1111)

Silicon PNP epitaxial planar type

For switching/digital circuits

■ Features

- Two elements incorporated into one package
(Emitter-coupled transistors with built-in resistor)
- Reduction of the mounting area and assembly cost by one half

■ Basic Part Number

- UNR2111 (UN2111) × 2

■ Absolute Maximum Ratings $T_a = 25^\circ\text{C}$

Parameter	Symbol	Rating	Unit
Collector-base voltage (Emitter open)	V_{CBO}	-50	V
Collector-emitter voltage (Base open)	V_{CEO}	-50	V
Collector current	I_C	-100	mA
Total power dissipation	P_T	300	mW
Junction temperature	T_j	150	$^\circ\text{C}$
Storage temperature	T_{stg}	-55 to +150	$^\circ\text{C}$


■ Electrical Characteristics $T_a = 25^\circ\text{C} \pm 3^\circ\text{C}$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Collector-base voltage (Emitter open)	V_{CBO}	$I_C = -10 \mu\text{A}$, $I_E = 0$	-50			V
Collector-emitter voltage (Base open)	V_{CEO}	$I_C = -2 \text{ mA}$, $I_B = 0$	-50			V
Collector-base cutoff current (Emitter open)	I_{CBO}	$V_{CB} = -50 \text{ V}$, $I_E = 0$			-0.1	μA
Collector-emitter cutoff current (Base open)	I_{CEO}	$V_{CE} = -50 \text{ V}$, $I_B = 0$			-0.5	μA
Emitter-base cutoff current (Collector open)	I_{EBO}	$V_{EB} = -6 \text{ V}$, $I_C = 0$			-0.5	mA
Forward current transfer ratio	h_{FE}	$V_{CE} = -10 \text{ V}$, $I_C = -5 \text{ mA}$	35			—
h_{FE} Ratio *	$h_{FE(\text{Small})}$ $/h_{FE(\text{Large})}$	$V_{CE} = -10 \text{ V}$, $I_C = -5 \text{ mA}$	0.50	0.99		—
Collector-emitter saturation voltage	$V_{CE(\text{sat})}$	$I_C = -10 \text{ mA}$, $I_B = -0.3 \text{ mA}$			-0.25	V
Output voltage high-level	V_{OH}	$V_{CC} = -5 \text{ V}$, $V_B = -0.5 \text{ V}$, $R_L = 1 \text{ k}\Omega$	-4.9			V
Output voltage low-level	V_{OL}	$V_{CC} = -5 \text{ V}$, $V_B = -2.5 \text{ V}$, $R_L = 1 \text{ k}\Omega$			-0.2	V
Input resistance	R_1		-30%	10	+30%	$\text{k}\Omega$
Resistance ratio	R_1 / R_2		0.8	1.0	1.2	—
Transition frequency	f_T	$V_{CB} = -10 \text{ V}$, $I_E = 1 \text{ mA}$, $f = 200 \text{ MHz}$		80		MHz

Note) 1. Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 measuring methods for transistors.


2. *: Ratio between 2 elements








Note) The part number in the parenthesis shows conventional part number.



Marking Symbol: 9S

Internal Connection





Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products, and no license is granted under any intellectual property right or other right owned by our company or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
 - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.